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Abstract 
Some recent results from research conducted in the EMC 
group at Okayama Universiry are reviewed A scheme for 
power-bus modeling with an analytical method is introduced. 
A linear macro-model for ICdLSIs. called the LECCS model, 
has been developed for EM and EMS simulation. This 
model has a very simple structure and is suficiently accu- 
rate. Combining the LECCS model with analytical simula- 
tion techniques for power-bus resonance simulation provides 
a method for high-speed E M  simulation and decoupling 
evaluation related to PCB and LSI design. A usefir explana- 
tion of the common-mode excitation mechanism, which util- 
izes the imbalancefactor of a transmission line, is also pre- 
sented. Some of the results were investigated by implement- 
ingprototypes of a high-speed EM7 simulator, HISES. 
Keywords 
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INTRODUCTION 
Total EMC design of a printed circuit board (PCB), which 
enables us to evaluate and control the emission and immunity 
characteristics before fabricating an electronic system, is one 
of the ultimate goals of circuit engineers. The target fie- 
quency range is increasing up to several gigahertz with the 
recent, remarkable progress in digital systems. However, a 
typical high-speed digital PCB contains a number of 
ICslLSls as noise sources and is densely mounted with com- 
ponents and traces, so it is difficult to characterize a full PCB 
with devices. 
Another possible way to obtain the EMC characteristics of a 
PCB is to model it in terms of sub-components and simulate 
its operation numerically or analytically. Generally, full- 
wave simulation techniques, such as the FDTD method or 
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the method of moments, or equivalent circuit simulation 
techniques, such as the PEEC method, have been applied to 
solve PCB EMC problems. 
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Figure 1. Modeling of EM1 Caused by Power-Bus 
Resonance. 
Figure 1 shows an example of “power-bus resonance”, which 
causes electromagnetic emission at resonance fiequencies. 
The pair consisting of a power plane and a ground plane, or a 
“power bus”, is modeled as a parallel plate resonator, which 
acts as an emission antenna. The power bus is excited by 
active devices via the power and ground interconnections, or 
via holes. The RF current in a via is the excitation source. 
The device is usually a nonlinear switching device. For sig- 
nal integrity (SI) problems, and sometimes for power integ- 
rity (PI) problems, device models such as SPICE, IBIS, or 
IMIC are used; however, these models are nonlinear. They 
are suitable for timedomain simulation but require long cal- 
culation times. As for E M  (electromagnetic interference, or 
radiated emission) or EMS (electromagnetic susceptibility, or 
immunity) problems, frequency-domain simulation is much 
more suitable than time-domain simulation. 
To achieve fast EMVEMS simulation, we have investigated a 
linear macro-model for digital ICLSIs, which was recently 
named the LECCS’ model. The model was originally pro- 
posed for the core circuits of ICslLSIs[l,2]. It was then ex- 
tended to a model for devices that have output drivers [3]. 
We modeled the power bus of a PCB as an electromagnetic 
(EM) planar (2D) circuit by applying a full cavity-mode 
resonator model and the segmentation method [4]. Combin- 
ing the LECCS model of a device as a noise source and the 
power bus model acting as a resonator and an antenna, we 
then analyzed the EM field distribution and radiated emis- 
sion from the PCB, as shown in Fig. 1. The simulation was 
performed in the frequency domain, which requires a very 
short time for calculation. Some parts of the simulation was 
implemented as an.EMI simulator with a GUI, which we call 
HISES.” 
In this paper, we review our recent results on power-bus 
modeling[5], ICLSI modeling[b], and EMYEMS and de- 
coupling simulations with the LECCS mode1[7,8]. We also 
model the common-mode excitation on a PCB with a narrow 
ground plane[9,10]. The common-mode model was imple- 
mented as another part of HISES and is also demonstrated 
here. 
POWER-BUS MODELING: HISES 
Power-bus resonance was modeled by using Green’s func- 
tions to obtain a closed-form expression for the impedance 
Z-matrix of the power and ground planes, and a fast algo- 
rithm was developed. For a rectangular power bus, the ex- 
pression of the Z-matrix is in the form of a singly infmite 
series [4]. A power bus is modeled as a network with multi- 
ple ports for mounting components. Once the EM character- 
istics are expressed by a Z-matrix, a simulation with compo- 
nents can be performed as an ordinary circuit simulation. The 
expression of the Z-matrix for a rectangular board is analyti- 
cal, and the dimension of calculation is determined only by 
the number of actual ports, plus one additional observation 
port. We do not have to divide the planes in small elements 
for numerical calculation, which helps to reduce the order of 
the calculation. The calculation algorithm for this case was 
implemented as HISES Ver. 3.0. 
For power-bus structures with more general shapes, the 
planes were segmented into suh-rectangles[5.11,12]. The 
more general approach was implemented as HISES Ver. 3.1. 
The sub-rectangles are connected by virtual ports between 
adjacent segments. Figure 2 shows a simulation example 
with HISES Ver. 3.1. The effect of modifying the shape of 
the power plane or the positioning of the decoupling capaci- 
tors can be evaluated in a very short time. This technique has 
been further extended with triangular segments. 
Figure 2. HighSpeed EM1 Simulator (HISES Ver.3.1). 
In simulation, the power-bus model can be excited by a 
model of an active device with some decoupling components 
[7,8], as shown in Fig 1. For a rectangular PCB, EMI and 
power decoupling simulation were implemented in HISES 
Ver. 3.2 with the LECCS model, as described in the next 
section. 
EMC MODELING OF IClLSl 
Linear noise source model: LECCS 
The EM noise on a PCB is excited by the high-frequency 
(RF) currents generated by active devices. Noise-source cur- 
renk are classified as either signal currents or power currents. 
A power current consists of a core current and an VO power 
current, as shown in Fig. 3.  For signal integrity (SI) simula- 
tion, the signal waveforms are the main concern of designers, 
and SPICE, IBIS, or other time-domain models are usually 
applied in this case. These models, however, are not suitable 
for EM1 simulation because of their complexity and non- 
linearity. Of course, most active devices have nonlinear 
characteristics, but the transient characteristics are not that 
important for EM1 evaluation, and in most cases, the reso- 
nance characteristics in the iiequency domain are more im- 
portant. 
Thus, we have proposed a frequency-domain model for LSIs 
and applied it to both decoupling simulation and EM1 simu- 
lation [I-3,641. This model, the LECCS model, was origi- 
nally proposed for the core circuit of an LSI with no direct 
connection to the output. It is composed of a linear equiva- 
lent impedance, Z;, and an internal equivalent current source, 
’ LECCS: Linear Equivalent Circuit and Current Source. 
* HISES: &h-Speed EM1 Simulator. 
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fi, as shown in Fig. 4. Both of these values are derived fiom 
direct measurements of the device [1,2]. The 
decoupling capacitors on a PCB or of on-package and on- 
chip decoupling capacitors can be evaluated [7,8]. This was 
demonstrated during the design process of a microprocessor f Ycc 
A GND 
Figure 3. Power Current of an LSI. 
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Figure 4. LECCS (Linear Equivalent Circuit and Current 
Source) Model for Core Circuit of an LSI. 
device model provides the RF current in a power pin of an 
ICiLSI as a noise excitation source. 
The LECCS model for the core current has the following 
features: ( I )  All the model parameters can be determined by 
measurements, so there is no need to consider the internal 
design parameters. Of course, the parameters can also be 
derived from a SPICE model of the device. (2) The internal 
current source is determined from the measured current spec- 
trum. The standard measurement method for an RF current 
spectrum is described in the international standard IEC 
61967-6 [13]. (3) The model can express the noise character- 
istics of the power current of an ICLSI. The effects of the 
[14,15]. (4) Although the model is h e a r ,  its accuracy is suf- 
ficient for E M E M S  simulation. 
Recently, ;1 device model for EMC simulation, called ICEM, 
was discussed at IEC TC93, and a technical report was pub- 
lished [16]. ICEM is also a macro-model for ICsLSIs and is 
designed to provide EMVEMS simulation as related to power 
currents [17]. The struc!xre of ICEM is very similar to that of 
the LECCS model. 
Figure 5. Device Models for Simulation. 
Fig. 5 gives an overview of some device models for simula- 
tion. For SI circuit simulation, models that express the signal 
characteristics are used. SPICE and IBIS are very popular, 
and there are some other candidates as well. As for EMC 
simulation, including emission and immunity characteristics, 
the power current is essentially important, so the LECCS 
model and ICEM are both promising candidates. We are 
currently extending our LECCS model from the core to pro- 
vide a multi-terminal model, including driver outputs[3,6]. 
Recent results have shown that our extended LECCS model 
can express not only the decoupling effect on power distribu- 
tion, but also the dependency on the driving output. 
To validate the LECCS model for core circuits, we designed 
an evaluation module, which we call the “IC module” here, 
as shown in Fig. 6. The IC module consists of a CMOS 6- 
inverter IC and a crystal oscillator on a I-inch-square four- 
layer PCB with some passive components. It was designed 
for evaluating the internal power decoupling technique on a 
package. As shown in Fig. 4, the operation current, I,, of the 
IC is supplied from either a DC power supply or a bypass 
capacitor mounted close to the IC. The high-frequency (RF) 
component of the power current, Iv, drives the power and 
ground planes in the PCB and causes EMI. If we bypass the 
RF current by introducing an internal decoupling capacitor, 
as shown in Fig. 7, the E M  can be reduced. Moreover, if we 
add some inductance, Lo,, in series with a power-pin connec- 
tion, as shown in Fig. 7, this also suppresses the RF current. 
The IC module includes pads for the internal decoupling 
capacitor, C,“, and the internal decoupling inductor, LDI. 
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Figure 6. IC Module to Demonstrate Power Decoupling. 
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Figure 7. Power Decoupling with Internal Capacitance 
and Inductance. 
Figure 0. Evaluation board; two layer FR4, 
with rectangular power and ground planes 
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Figure 9. Simulated and Measured EM1 
without Power Decoupling. 
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Figure I O .  Simulated and Measured EM1 
with Power Decoupling Technique. 
POWER-BUS EM1 SIMULATION 
The radiated emission from a power bus in a multi-layer 
PCB was simulated by applying the PCB power-bus model 
and the device model. The IC module and a battery module 
were mounted on the evaluation hoard shown in Fig. 8, and 
the radiated emission in a semi-anechoic chamber was meas- 
ured and simulated. The horizontal distance between the 
board and the antenna was 3 m, the height of the antenna was 
1.5 m, and the height of the board was 1 m. Peak values were 
recorded while the hoard rotated on a turntable through 360". 
Figure 9 shows the simulation results with no internal de- 
coupling[7,8]. 
The simulation was performed again with an internal bypass 
capacitance of 100 or 1000 pF and internal decoupling in- 
ductances, as shown in Fig. 10. In the low-frequency region 
up to about 350 MHz, the linear equivalent circuit model was 
quite accurate and effective. The simulated EM1 spectra cor- 
responded with the experimental results to within 6 dB. Even 
in this region, however, we also observed that a very small 
parasitic inductance, such as a trace inductance of I nH, 
could affect the results and make a few decibels of differ- 
ence. In Fig. 10, the difference in the calculated results with 
two different values of the trace inductance, Li., is plotted. In 
the higher kequency range above 350 MHz, the situation 
became more critical; even a few picofarads of stray capaci- 
tance could affect the results. Fig. IO@) shows one example 
of the effect of stray capacitance[ IS]. 
IMMUNITY SIMULATION WITH LECCS MODEL 
The power-bus noise on a PCB is regarded as one of the 
main factors causing faulty operation of CMOS LSls. It is 
believed that power-bus noise generates a potential differ- 
ence across the internal impedances of an LSI, interfering 
with its conect operation. Here as well, we applied the 
LECCS model to an LSI. The immunity characteristics of the 
LSI were also measured by the direct power injection 
method, which is now under discussion as an international 
standard, IEC 621324[19]. We applied a sinusoidal wave of 
constant frequency as noise. Our results showed a vely close 
match between the internal voltage generated in the LSI, as 
simulated by the model, and the experimentally measured 
immunity characteristics of the LSI[ZO]. 
COMMON-MODE SIMULATION 
Common-mode radiation from PCBs is of practical impor- 
tance in reducing EMI. A high-speed device on a PCB drives 
a normal-mode signal, and it couples to a common-mode 
current, which causes significant EM1 at a certain resonance 
of the structure. We have investigated the mechanisms of 
common-mode generation on PCBs, and many authors have 
presented papers on this topic. The fundamental EMI source 
mechanisms of common-mode radiation were discussed in 
ref. [21], and two schemes for common-mode generation 
were presented: one has been denoted a “current-driven” 
mechanism; the other, a “voltage-driven” mechanism. The 
common-mode effect on a PCB with a ground plane of finite 
width was explained by applying the current-driven mecha- 
nism in ref. [22]. 
Among practical PCBs, the structure shown in Fig. I 1  is very 
common. A high-speed trace for a fast signal line either tuns 
above a narrow ground plane or close to the edge of a ground 
plane. It is well known that the ground pattern under the sig- 
nal trace plays an important role as a cment return path. 
Thus, a microstrip structure requires a wide ground pattern 
for signal integrity and EMI. When signal traces are routed in 
the vicinity of a ground plane edge or run on a narrow 
ground plane, common-mode radiation is generated. 
For a PCB with a narrow ground pattern, we developed an- 
other common-mode generation scheme [22] by using a pa- 
rameter called the “current-division factor”, which express 
the degree of imbalance of a transmission line. In this ap- 
proach, we focused on the discontinuous point of the trans- 
mission-line structure. The current-division factor is derived 
from the cross section of a transmission line. In most cases, 
the factor is also different at the discontinuous point because 
of the imbalances of the transmission lines on both sides, and 
a common-mode driving voltage is induced in proportion to 
the difference between the imbalances. 
Recently, we found that this “imbalance-driven” mechanism 
is essentially equivalent to the current-driven mechanism. In 
this special session, we explain this identity and present some 
examples of common-mode evaluation[9]. The estimations 
agreed well with the measurements. The current-division 
factor can be derived by two-dimensional electrostatic field 
analysis, so this calculation scheme is very useful for practi- 
cal simulation[ lo]. 
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Figure 11. Evaluation of Common Mode Excited 
at Narrow Ground Plane. 
CONCLUSIONS 
We have reviewed some recent results from OUT research. 
More details are presented in separate papers in this special 
session. Our linear macro-model for devices, the LECCS 
model, has a very simple structure and is sufficiently accu- 
rate, even though it is a linear model. Combining the LECCS 
model with analytical simulation techniques for power-bus 
resonance simulation can enable high-speed EM1 simulation 
and decoupling evaluation related to PCB and LSI design. 
We have also presented a useful explanation of the common- 
mode excitation mechanism. Some of these results have been 
investigated by implementing prototypes of a high-speed 
EM1 simulator, HISES. We will continue to investigate EMC 
evaluation and control problems. 
8 
ACKNOWLEDGMENTS 
This work is supported by the Project for Reduction of Elec- 
tromagnetic Noise Levels, in the Research for the Future 
Program of the Japan Society for the Promotion of Science 
(JSPS). We thank Prof. T. Hubing and Prof. Drewniak for 
their helpful discussions with us and their cooperation on this 
special session. We also thank the members of the EMC 
group at Okayama University. 
REFERENCES 
[I] Y .  Fukumoto, et al., “Power Current Model of LSMC 
Containing Equivalent Internal Impedance for EM1 
Analysis of Digital Circuits”, lEICE Trans. Commun., 
vol.E84-B, No.11, pp.3041-3049, Nov. 2001. 
[2] 0. Wada, er al., “Power Current Model of Digital IC 
with Internal Impedance for Power Decoupling Simula- 
tion”, 4th European Symp. on Electromagnetic Com- 
patibility Proceedings, Vo1.2, pp.3 15-320, Sep. 2000. 
[3] H. Osaka, et al., “Power Current Modeling of Load De- 
pendency for EM1 Simulation”, Int. Conf. on Electronics 
Packaging (2003 ICEP), Tokyo, TB4-4, April 2003. 
[4] Z. L. Wang, et al., “An improved closed-form expres- 
sion for accurate and rapid calculation of poweriground 
plane impedance of multilayer PCBs”, Proceedings of 
Symposium on Electromagnetic Theory, EMT-00-68, 
pp. 17-23, Toyama, Japan, Oct. 2000. 
[5] 2. L. Wang, et al., “Modeling of Gapped Power Bus 
Structures for Isolation Using Cavity Modes”, 2003 
IEEE Symp. on EMC, TU-AM-SSI-3, Aug. 2003. 
[6] H. Osaka, ef al., “Power Current Modeling of ICiLSI 
with Loading Dependency for EM1 Simulation”, ibid., 
[7] Y. Fukumoto, et al., “Radiated Emission Analysis of 
Power Bus Noise by Using a Power Current Model of 
an LSI,” 2002 IEEE Int. Symp. on EMC, pp.1037-1042, 
August 2002. 
[SI K. Takayama, et al., “A Simulation Method for EM 
Radiation from Power/Ground Plane of PCB by Using a 
Power Current Model” (in Japanese), Trans. IEICE 
Vol.J86-B, No.Z,pp.226-235, Feb. 2003. 
[9] T. Watanahe, et al., “Equivalence of Two Calculation 
Methods for Common-Mode Excitation on a Printed 
Circuit Board with Narrow Ground Plane”, 2003 IEEE 
Symp. on EMC, TU-AM-SSI-5, Aug. 2003. 
[IO] T. Watanabe, et al., “High-Speed Common-Mode Pre- 
diction Method for PCBs Having a Signal Line Close to 
the Ground Edge”, ibid., TU-AM-SSI-6, Aug. 2003. 
[I I] Z. L. Wang, 0. Wada, Y. Toyota, and R. Koga, “Appli- 
cation of segmentation method to analysis of 
TU-AM-SS1-4, Aug. 2003. 
paweriground plane resonance in multilayer PCBs”, 
Proceeding of the 3rd Int. Symp. on Electromagnetic 
Compatibility, pp. 775-778, Beijing, China, May 2002. 
[ 121 2. L. Wang, et al., “Power Bus Resonance Characteris- 
tics in Multilayer Printed Circuit Boards with Slits”, 
Proc. 15th Int. Zurich Symposium on EMC, 5A5, pp. 
23-28, Zurich, Switzerland, Feb. 2003. 
[I31 IEC 61967-6, Integrated circuits - Measurement of elec- 
tromagnetic emissions, 150 kHz to I GHz - Part 6: 
Measurement of conducted emissions, magnetic prohe 
method, June 2002. 
[14]H. Tsujikawa, et al., “A Design Methodology for Low 
EMI-Noise Microprocessor with Accurate Estimation- 
Reduction-Verification”, The 2002 IEEE Custom Inte- 
grated Circuits Conf. (CICC 2002), Orlando, Florida, 
USA, May 12-15,2002, 
[15]K. Shimazaki, et al., “An EM1-Noise Analysis on LSI 
Design with Impedance Estimation”, 3rd Int. Symp. on 
QUALITY ELECTRONIC DESIGN MARCH 18, 19, 
20, & 21, San Jose, CA, USA March 2002. 
[16] IECrTR 62014-3 Ed. 1.0, “Electronic design automation 
libraries - Part 3: Models of integrated circuits for EM1 
behavioural simulation”, Dec. 2002. 
[17] lEC/TR 62014-4 Ed. 1.0, “Cookbook for integrated Cir- 
cuit model IECM described in IEC 62014-3”. 
93/155/DTR, Aug. 2002. 
[IS] 0. Wada, el al., “Analytical Simulation of Radiated 
Emission from Power Bus Noise on PCB with Linear 
Macro-Model of ICLSI,” XXVIth General Assembly of 
URSI, Maastricht, pp.1691.1-4, Aug. 2002. 
[I91 IEC 61967-4, Integrated circuits - Measurement of elec- 
tromagnetic emissions, 150 kHz to 1 GHz - Part 4: 
Measurement of conducted emissions, 1 ohm/l50 ohm 
direct coupling method, April 2002. 
[ZO] E. Takahashi, et al., “Evaluation of LSI Immunity to 
Noise Using an Equivalent Internal Impedance Model”, 
Int. Symp. on EMC (EMC Europe ZOOZ), Sorrento, 
pp.487-492, Sep. 2002. 
[21] D. M. Hockanson, et al., “Investigation of Fundamen-tal 
EMI Source Mechanisms Driving Common-Mode Ra- 
diation from Printed Circuit Boards with Attached Ca- 
bles”, IEEE Trans. EMC, Vol. 38, No. 4, pp.557-566, 
1996. 
[22] T. Watanabe, et a/,, “Common-Mode-Current Genera- 
tion Caused by Difference of Unbalance of Transmis- 
sion Lines on a Printed Circuit Board with Narrow 
Ground Pattern”, IEICE Trans. Commun., Vol.E83-B, 
No.3, pp.593-599,2000. 
9 
